Showing 120 of 120on this page. Filters & sort apply to loaded results; URL updates for sharing.120 of 120 on this page
Sleep transistor for leakage power reduction in standby mode | Download ...
a Sleep transistor approach, b sleep stack approach, c sleepy keeper ...
Standard 6T SRAM Cell with the addition of Sleep Transistor [11 ...
Table 2 from Design of Low Power High Speed and Sleep Transistor at ...
Figure 2 from NOVEL SLEEP TRANSISTOR TECHNIQUES FOR LOW LEAKAGE POWER ...
PPT - Sleep Transistor Circuits for Fine-Grained Power Switch-Off with ...
PPT - Distributed Sleep Transistor Network for Power Reduction ...
SRAM Using Sleep Transistor Technique. | Download Scientific Diagram
Sleep Transistor with NMOS | Download Scientific Diagram
NOVEL SLEEP TRANSISTOR TECHNIQUES FOR LOW LEAKAGE POWER PERIPHERAL ...
Schematic design of sleep transistor | Download Scientific Diagram
Design of Low Power Level Shifter Circuit with Sleep Transistor Using ...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT ...
Analyzing the Impact of Sleep Transistor on SRAM | PDF
Schematic of 6T SRAM with sleep transistor in active mode | Download ...
1 bit full adder (Design2) circuit with sleep transistor | Download ...
(PDF) Novel Sleep Transistor Techniques for Low Leakage Power ...
Stacking sleep transistor to reduce leakage. | Download Scientific Diagram
Critical path delay and for different sleep transistor widths of ...
SRAM using sleep transistor technique 2.3 Forced stack technique This ...
Figure 1 from An Adaptive Sleep Transistor Biasing Scheme for Low ...
Figure 7 from Design of SRAM with sleep transistor for leakage ...
Sleep Transistor Sizing According to Circuit Speed, Silicon Area and ...
Figure 4 from Design of a family of sleep transistor cells for a ...
Table 1 from Design of Low Power High Speed and Sleep Transistor at ...
Figure 5 from Design of SRAM with sleep transistor for leakage ...
(PDF) Sleep Transistor Design and Implementation – Simple Concepts Yet ...
Figure 6 from Design of SRAM with sleep transistor for leakage ...
Figure 9 from NOVEL SLEEP TRANSISTOR TECHNIQUES FOR LOW LEAKAGE POWER ...
Figure 2 from Design of a family of sleep transistor cells for a ...
Table 2 from NOVEL SLEEP TRANSISTOR TECHNIQUES FOR LOW LEAKAGE POWER ...
XOR gate using Sleep Transistor Technique | Download Scientific Diagram
Figure 1 from Two-Phase Fine-Grain Sleep Transistor Insertion Technique ...
Figure 12 from Design of SRAM with sleep transistor for leakage ...
PPT - Post-Layout Leakage Power Minimization Based on Distributed Sleep ...
A simple Sleep transistors circuit. | Download Scientific Diagram
-8: timing diagram of the local sleep signal with the
A k-input nMOS sleep switch dual-V domino OR gate in the sleep mode ...
(PDF) MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical ...
Figure 1 from SRAM design on 65-nm CMOS technology with dynamic sleep ...
Sleep mode leakage power, critical path delay and TSA with different ...
Figure 1 from Reliability enhancement via Sleep Transistors | Semantic ...
PPT - Reliability Enhancement via Sleep Transistors PowerPoint ...
Two-input dual-V domino OR gate with high-V pMOS sleep transistors ...
PPT - Micro transductors ’08 Low Leakage VLSI Design PowerPoint ...
PPT - Introduction to IC Design: I/O Structures, ESD, and Pad Bonding ...
PPT - LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS ...
Novel design techniques for noise-tolerant power-gated CMOS circuits
PPT - Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased ...
Figure 3 from Design of Low Power Dual Dynamic Node Flip-Flop Using ...
PPT - Power, Temperature, Reliability and Performance - Aware ...
Two-input dual-V domino OR gate with low-V (P1 and P2) and high-V (P3 ...
Figure 2 from An innovative technique on Low Power Leakage Reduction in ...
PPT - Keeping Hot Chips Cool PowerPoint Presentation, free download ...
Sleepy | PPTX
Figure 10 from Design of Low Power Dual Dynamic Node Flip-Flop Using ...
Low Power Design Approach in VLSI | PPTX
(PDF) Leakage current starved domino logic
PPT - Design of Low Power High Speed D Latch Using Stacked Inverter and ...
