Showing 120 of 120on this page. Filters & sort apply to loaded results; URL updates for sharing.120 of 120 on this page
Figure 1 from Novel wide-emitter SiGe HBT technology for RF power ...
(a) Sketch of the gate stack of SiGe devices used in this paper. (b ...
SiGe RF Front-End Performance | PDF | Transistor | Bipolar Junction ...
Microscopic Simulation of The RF Performance of SiGe HBTs With ...
SiGe Transistor Technology for RF Applications | Microwave Journal
Figure 1 from A Frequency Quadrupler in 130-nm SiGe With Stack ...
Figure 1 from A CMOS-based RF SiGe BiCMOS technology featuring over-100 ...
Figure 10 from Design of RF integrated circuits using SiGe bipolar ...
(PDF) Transistor noise in SiGe HBT RF technology
SiGe Semiconductor : RF front-ends enable wireless multimedia - EDN
Figure 12 from Design of RF integrated circuits using SiGe bipolar ...
Design and Analysis of fT-Doubler-Based RF Amplifiers in SiGe HBT ...
The SiGe/Si phototransistor structure under study a Vertical stack ...
Semiconductor material stack a Schematic illustration of the 28 Si/SiGe ...
(PDF) Development of SiGe Indentation Process Control to Enable Stacked ...
Schematics of initial SiGe stack, after thermal intermixing, and the ...
PPT - Radiation Effects in SiGe Devices PowerPoint Presentation, free ...
(a) Gate-stack sketch of the SiGe devices under test; (b) Band diagram ...
Approach to fabricate stacked-Si nanowires for GAA devices. (a) Stack ...
4-Levels Vertically Stacked SiGe Channel Nanowires Gate-All-Around ...
a Schematics of the 28 Si/SiGe heterostructure and dielectric stack ...
(a) Simplified diagram of the III-V stack on a SiGe/Si substrate and ...
(A) SCHEMATIC AND (B) CHIP PHOTOGRAPH OF A 30 GHZ SIGE RF-MEMS SWITCHED ...
· The metal layer stack of the SiGe-Bipolar technology including the ...
Si/SiGe Devices and The RF Communications Revolution
PPT - CMOS/SiGe BiCMOS 2.4GHz RF Linear Power Amplifier on PCB Module ...
Multiple SiGe/Si layers epitaxy and SiGe selective etching for ...
Figure 1 from RF Switch on Standard SiGe-CMOS Technology for System-on ...
Schematic, cross sectional view and side view of SiGe nanosheet ...
PPT - Si-Based RF & Microwave device PowerPoint Presentation, free ...
SiGe BiCMOS助力 5G毫米波RF整合更轻易
Thick-Strained-Si/Relaxed-SiGe Structure of High-Performance RF Power ...
(PDF) 0.18µm SiGe BiCMOS technology for fully-integrated front-end ICs ...
Figure 11 from Fabrication and mobility characteristics of SiGe surface ...
Figure 2 from Analog/RF Performance of NPN SiGe HBT on Thin Film SOI ...
2.1: RF-transceiver schematic including SiGe front-end. | Download ...
Major processes of the SiGe channel FinFET device | Download Scientific ...
SiGe in Chip Manufacturing: A Professional News Report - News ...
Wi-SUN Protocol Stack: RF Driver, PHY, and MAC Layers | RF Wireless World
Surface properties of relaxed buffered and graded SiGe layers grown on ...
The surface morphology and roughness analysis of SiGe alloy layer grown ...
Modeling the RF Switch Front End Module ESD Protection | EOS/ESD ...
Physical properties of relaxed buffered and graded SiGe layers grown on ...
Modeling the RF Switch Front End Module ESD Protection
Figure 14 from New insight into MOS gate stack formations on Ge and ...
Schematic cross-section of SiGe2RF technology from Telefunken ...
Experiment procedure for preparing 5-level-stacked SiGe/Si pattern ...
Direct Observation of Etching‐Induced Inhomogeneous Strain in Advanced ...
(a) Schematic cross-section of the SiGe/Si multi-stacks used for Si GAA ...
(a) Cross section of the SiGe-on-Si optical waveguide. The epitaxial ...
Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and ...
Epitaxial Si/SiGe Multi-Stacks: From Stacked Nano-Sheet to Fork-Sheet ...
Device fabrication on released strained Si/SiGe/Si NMs and ...
Introduction to Silicon-Germanium (SiGe) Technology
(PDF) Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication ...
PPT - Corporate Overview PowerPoint Presentation, free download - ID ...
Optimization and analysis of Si/SiGe strained vertically stacked ...
Figure 3 from Top-Down Fabrication of Epitaxial SiGe/Si Multi-(Core ...
Institute for Microelectronics - Annual Review 2016
Process flow of NSFET considering HKMG with gate-last process. (a) and ...
SiGe/Si material for PMOS application \\ The Nanoelectronic Modeling ...
SiGe-based RFETs for Performance Boosting | NaMLab gGmbH
Figure 1 from Temperature dependent DC/RF performance of Si/SiGe ...
Numerical Simulations of Space Charge Waves Amplification Using ...
Clash of the Foundries: Gate All Around + Backside Power at 2nm
Leakage and Thermal Reliability Optimization of Stacked Nanosheet Field ...
Optimization of Multi-Fins FinFET Implemented On SOI Wafer Based On ...
Thermal Modeling of a Silicon Germanium (SiGe) Radio Frequency ...
A Guide to BCD, CMOS, FinFET, SOI, GaN and SiC
(PDF) Average Drift Mobility and Apparent Sheet-Electron Density ...
Discover the Game-Changing STACK-T1-1M-RF: Top Performance - SST ...
Process flow of stacked NW/NS FETs including Inner spacers and SiGe:B ...
Figure 1 from Four-Period Vertically Stacked SiGe/Si Channel FinFET ...
C9300L-STACK-RF
Figure 1 from Hybrid Integration of Gate-All-Around Stacked Si ...
High-Performance P- and N-Type SiGe/Si Strained Super-Lattice FinFET ...
Figure 3 from A Simulation Study of Si/SiGe Dual Insulator Double Gate ...
A Review of Reliability in Gate-All-Around Nanosheet Devices
(a) A schematic of the SiGe/Ge heterostructure studied here. (b) A ...
(a) Layer sequence of the Si/SiGe heterostructure and gate electrodes ...
Figure 2 from Modeling Non-Uniformity During Two-Step Dry Etching of Si ...
Mezzanine Stacking Connectors for Mixed Signal Applications - The ...
